intel®

8244
GAME CHIP

for

MAGNAVOX

The 8244 is a general purpose graphics display device that operates in conjunction with raster scan type displays. Its primary purpose is to provide a means for generating and moving objects on a TV screen for use in the consumer game market. However, its generality and flexibility makes it suitable for use also in teaching machines, animation displays, simulation trainees, and etc.

This device is a peripheral that communicates over the data and address bus of the 8048/8748. Although other microprocessors may be used with it, these particular devices provide the greatest capability for the low system cost.

FEATURES

Single 5V supply

8048/8748 / 8085 Compatible. — over full common cial special Complete NTSC color TV . . Complete NTSC color TV sync generator . Cx cept Not vierlac

. Provides shapes that are mask programmable into internal ROM.

Accommodate up to 32 object locations on the display simultaneously.

Devices may be multiplexed to provide greater than 32 object locations on the displ

All movement of objects displayed is under software control in the microprocessor.

. Display objects that collide return status and location information to the microprocessor.

Provides Red, Green, Blue, Luminance, and Sound outputs.

*Note: Signals that are asserted when voriable is low voltage are designated a -. eg. as is active low.

SYMBOL I/O PIN NUMBER

DØ - D7 TBD Data/Address lines to/from 8048/8748. 1/0 Chip Select enables writing to or reading from the addressed CS I TBD functional block within the device

ALE Address Latch Enable allows the contents of the multiplexed TBD address/data bus to be interpreted as an address.

Write Strobe causes the bus data to be written into the WR 1 TBD previously selected memory element.

Read Strobe allows status and counter information to be read RU TBD

from the device. Treable

Can be pred Treable

Interrupt request to the microprocessor, set Low for request INTR . TBD and cleared when the status register is read.

Composite sync contains horizontal sync, serrated vertical sy TBD CSY and equalizing pulses.

Vertical blanking identifies the period during which the *VBL I/O TBD display is blank while the CRT beam is in vertical retrace.

Horizontal blanking identifies the period during which the 4 HBL I/O TBD display is blank while the CRT beam is in horizontal retrace.

Master/Slave designates a device to be either a master or a TBD M/S slave unit. A master, so designated, feeds VBL and HBL to itself from its internal sync generator and also sends VBL an

HBL out to the slave device if one exists.

ORIGINATOR ease_5

DF

1 5

It external, mistoe synt to 3,58 clock

The duty cycle shall be 50% with <5% OKVIAT

designated receives VBL and HBL for its internal synchronization.


			-
CLK	I	TBD	The clock input operates at a fixed frequency of 3.58 Mhz.
R	0	TBD	The Red output is a chroma signal representing objects that are to be displayed in a red color.
G	0	TBD	The Green output is a chroma signal representing objects tha are to be displayed in a green color.
B	0	TBD	The Blue output is a chroma signal representing objects that are to be displayed in a blue color.
L	0	TBD	The Luminance output represents the ORed result of active
			patterns in the minor system, the major system, and the grid (if set grid bright is active).
BG	0	TBD	The Burst Gate defines the duration of the 3.58Mhz color reference signal required for generation of the composite cosignal in external analog circuitry.
SND	· 'o .	TBD	The Sound output provides an audio driving signal to the external sound modulator.
 STB CX VCC VSS	I I I	TBD TBD TBD TBD	The position strobe input. Chip Expander. If there are 2 8244's in a system, L +5V supply is connected to CX#1 and Lum#1 Gnd. Connected to CX#2. This allows statu

References: "Standard Peripheral Timing for 8085 Bus", April 20, 1976 8048/8748/8035 preliminary data sheet, September 1976. overlaps tetween objects on differe chips to be read by the CPU.

SUMMARY

The 8085 timings are more restrictive than the 8048 timings. Although the initial game product will match an 8244 with an 8048 it is desirable to design the 8244 to work with both the 8048 and the 8085. This will allow upwards compatibility with the more powerful CPU and very probably will extend the product life of the 8244. The following timings should allow the 8244 to work in either system.

READ CYCLE:



ALE · čš: * DATA **WR**

* Assumes the 8244 chip select input comes from a high order address bit.

	•			
· · · · · · · · · · · · · · · · · · ·	DESCRIPTION	MIN	MAX	UNITS
tLA tLL tAC	Address valid before T.E. of ALE Address hold time after ALE ALE width Address valid to L.E. of control T.E. of ALE to L.E. of control	50 100 150 100		nsec nsec nsec nsec
tAD	Address valid to valid data out	••••	400 150	NSEC
trdf ······	Data out delay from RD Data bus float after RD Width of control	250	75	NSEC NSEC NSEC
tWD ·····	Data in valid to T.E. of WR Data valid after T.E. of WR T.E. of control to L.E. of ALE	150 0		NSEC NSEC
tCL	T.E. of control to L.E. of next con Address hold after control	300 0		· NSEC

NOTE: The 8244 will ignore the information on the data lines except for the cycle when RD or WR are active.

RG, B 4 L Must come out per a 25 nsec. time per

8244 ELECTRICAL SPECIFICATION

D.C. CHARACTERISTICS $T_A = 0^{\circ}C$ to 55°C; $V_{CC} = +5V \pm 5\%$; $V_{SS} = 0V$

TA DO SOMETER	MIN. TYP.	MAX. UNIT	CONDITIONS
VIL Input low voltage VIH Input high voltage VIH Output low voltage VOL Output high voltage VOH IIL Input leakage ICC VCC current drain	V _{SS} 5 2.0	0.8 V VCC V 0.45 V ±20 μA 200 mA	$I_{OL} = 1.6mA$ $I_{OH} = -200\mu A$ $(VSS + 0.45) \le V_{IN} \le V_{CC}$

A.C. CHARACTERISTICS

$$T_A = 0^{\circ}C$$
 to $55^{\circ}C$; $V_{CC} = 5 \pm 5\%$; $V_{SS} = 0V$

Timing measurements are made at the following reference voltages unless otherwise noted:

Output loading consists of one TTL load and 50pf iotal external capacitance except the system bus which is loaded by one TTL load and 100pf.

Pise and fall times worst ease will be 200 ma Desa. Rise and fall times will be from 10% and 90%,

Functional Specification

The 8244 is organized as a group of subfunction blocks that communicate via an internal bus with the I/O port Most of the subfunctions are individually addressable for the transfer of information with the controlling microprocessor. These blocks may be categorized functionally as follows:

- 1. Major display system
- 2. Minor display system
- 3. Grid display system
- 4. Sound system
- 5. Status and control circuits
- 6. Sync generator

The use of both major and minor display systems provides hardware parallelism to circumvent the problem of concurrent objects. In general, the single major system is used to display fixed objects, while the plurality of minor systems similarly handles moving objects. In exceptional cases nonstrategic moving objects may be placed in the major system but this should be avoided where accommodation is provided by the minor systems. All objects in the major system are composed of 3 x 7 bit arrays, while all objects in the minor system are composed of 8 x 8 bit arrays. Larger objects are produced by concatenation of the basic arrays. All major system objects start on even lines.

The grid display system places a segment programmable grid in the background of the display. An grid segment may be either inserted or deleted programmatically to produce a variety of arrays such as checkerboards, racetracks, mazes, and etc. An additional feature allows vertical segments to be expanded horizontally and thus provide illuminated square and rectangular areas.

The sound system contains both a random noise generator as well as a programmed sound section. The resulting signals may be combined digitally to produce special effects such as gun shot sounds.

The status and control circuits provide a message transfer mechanism between the 8244 and the microprocessor. Control messages sent from the microprocessor are utilized within the control circuits. These messages determine the types of status messages to be returned and also define certain key conditions associated with the displayed objects. The status messages returned to the microprocessor from the 8244 provide information relative to the display that is used by the microprocessor for input to the program.

* An 8x7 array is composed of 8 horiz dots and (7x2) horiz l

The sync generator provides both sync and blanking signals for use internally on the chip as well as an output for use by the accompanying TV modulator circuitry. A color burst gate is also provided as an output for use by the modulator. The manner in which the sync generator output signals are utilized is determined by the programming of the M/S input pin. A high level of 'l' input designates the Master mode and causes the sync generator outputs to drive both internal circuitry and to provide outputs on the appropriate pins (HBL, VBL, CSY, and BG). Conversely, a low level or 'O' input designates the Slave mode and allows the HBL and VBL pins to be used as inputs which are then driven by another 8244 designated as a Master. In this latter case, both CSY and BG are derived from the Master 8244 along with HBL and VBL for use by the external circuitry. A non interlaced sweep format is used, primarily, to eliminate the objectionable effect known as "color crawl". The resulting sweep rates are close to American NTSC standards so that there will be no difficulty in synchronization. For operation on European standards, the 8244 will be operated in the Slave mode and appropriate signals will be supplied to it from external sync circuitry.

Major Display System

The purpose of the major display system is to position and select both specific fixed objects and also non-colliding moving objects of a non-strategic nature. This system can position a total of 28 objects in the static positioning mode and a greater number in the dynamic positioning mode. The positioning of each individual object requires 15 bits of addressing information. All addressing is physically relative to the upper left hand corner of the display field. The first 7 bits specify the vertical position which can be on one of 121 scanning lines in a field. The remaining 8 bits specify one of 183 positions horizontally across the screen. All objects in the major system are fixed in size, whereas, the minor system objects may be doubled in both dimensions programatically.

The major system is partitioned into a pair of groups, where each group is optimized for different types of displays. This expedient allows a considerable reduction in chip size without adversely affecting total function. Primarily, the first group provides for alphanumeric or grouped object display by allowing each CAM location to point to a character group of up to four arbitrarily selectable objects. These objects have a fixed spacing of 16 clock intervals which allows matching of object placement with the grid format. Thus, a single CAM location may place up to four objects centered within the grid areas. For the purpose of textual presentation,

The static positioning mode loads all object data during the vertical ablanking interval.

The dynamic positioning mode loads any or all object data during the horizontal blanking interval.

Address star

Address starts

associated pairs of CAM locations may locate alphanumerics in an interspersed fashion so as to provide adjacent characters. Alternatively, any object spacing may be achieved either by programming appropriate blanks or different starting locations.

The first group uses four CAM locations to provide starting points for multiple objects. Each CAM location contains two "don't care" bits in its horizontal section and thereby is able to point to four LSS* locations. Thus, the first group controls the placement and selection of 16 objects. If any patterns are truncated all four grouped objects

16 objects. If any patterns are truncated all four grouped objects be shortened by the amount of the shortest object. The second group within the major system provides for the placement of game obstacles that are either fixed in location or may be movable within certain restrictions. As movable objects, they should not be utilized as strategic elements such as balls, bullets, race cars, etc. However, they do provide slow moving obstacles such as covered wagons or other vehicles. In addition, these objects, when moving, should be prevented from overlapping any other objects in the major system as no means for identification by the microprocessor is available. This nonoverlapping function is achieved by proper programming. Within this group there is a one to one correspondence between a CAM location and a single displayed object. Since there are 12 CAM locations in the second group, there are also 12 objects that may be placed.

The portion of the total CAM array that constitutes the major system points to a total of 28 storage locations in the LSS. The information stored in the LSS represents the location address of the associated pattern in the pattern ROM. Rather than store the starting address of the desired pattern in the LSS, a two's complement displacement is stored. This expedient allows a simple hardware mechanism for sequencing through the consecutive addresses of ROM patterns as they are encountered. The displacement represents the difference between the starting address of the object pattern in ROM and the scanning line number in the raster display. This may be simply stated as follows: (Vertical Pos.) / Z & See

(LSS) = Object Starting Address - Hor. Scan Line Number

memory map

A single 9 bit adder is sufficient for accommodating all address sequencing for the major system. The LSS must be able to store 9 bit displacements. The sequence of events that takes place for the placement of an object pattern is as follows: As a match occurs between the contents of the beam location counter and the address stored in any particular CAM cell, a pointer enables an output from the particular associated LSS location. This output displacement quantity is added to the scan line number, obtained from the line counter, and results in the address of the desired row of the object pattern in ROM. If the full 8x7 pattern

^{*}LSS= Linear Select Store

is desired, then the first match of the CAM causes the above described procedure to produce the starting address of the object pattern in ROM. As horizontal matches occur on successive scan lines, a consequential incrementation of the ROM address occurs. An end of pattern address is detected on every eighth address and terminates the presentation of each particular object. There is no restriction as to whether a full 8x7 or any portion of the pattern in the vertical dimension may be presented as a displayed object. This flexibility allows the programmer to use fractions of object patterns if it is expedient to do so.

In addition to the 9 bit displacement in each Accation in the LSS, there is provision for the storage of 3 color bits. These bits designate the primary colors red, green, and blue. By the activation of more than one color bit simultaneously, various hues are also produced.

The following table presents a summary of the specifications for the major system:

Group	No. of CAM Loc.	No. of Bits in Vert. CAM	No. of Bits in . Hor. CAM	No. of Simul. Object CAM Loc.	No. of Simul. Object Group	No. of Selectable Objects	Disp. Bits in LSS	Attribute Bits in LSS	Object Size
1	4	7	8	4	16	64,45*	9	3	8 dots wide
2	12	7	8	1	12	64 45*	9	3	inches high lines 8 dots wide 7 lines high

*There are AS objects total, any of which can be selected by either Group.

Major systems can be stacked with No blank lines between them

SYNC GENERATOR

The sync generator operates as a non-addressable autonomous circuit block within the 8244. As such, it provides a source for synchronizing signals both for internal use by the 8244 circuitry and for transmission to external circuitry. Externally the signal becomes processed with the color, luminance, and sound signals and ultimately results in synchronization of the associated TV receiver.

The manner in which the signals are utilized is determined by the mode in which the 8244 operates in a particular configuration. In a small system, utilizing a single 8244, it is operated in the Master Mode by connecting the M/S pin to Vcc. The resulting signals from the sync generator then drive both the display circuitry on the 8244 and also exit the chip, via appropriate pins, to drive the external circuitry.


In larger system configurations, where the need for more than one 8244 exists, a single 8244 is designated the Master, as previously described. In addition, one or more 8244's become Slave Mode devices by connecting their M/S pins to Vss. The sync generator on a Slave Mode device is free to run but the output is not utilized.

In Master Mode operation the sync generator signals used internally by the 8244 are horizontal blanking (HBL) and vertical blanking (VBL). Correspondingly, these two signals provide outputs along with composite sync (CSY) and color burst gate (BG). In Slave Mode operation the 8244 receives only HBL and VBL from a Master Mode 8244. For operation on European TV standards, the 8244 is placed in the Slave Mode. It then receives HBL and VBL from an external sync signal source such as an LSI device or appropriate discrete circuitry.

The sync generator provides non-interlaced synchronizing signals. It operates from the basic color subcarrier frequency of 3.58 Mhz. This clocking signal is divided by a factor of 227.5 in order to obtain the horizontal line frequency of 15,734.3Hz.

The horizontal line frequency is divided by a factor of 263 to produce the vertical sync frequency of 59.83Hz. In the following timing diagrams, those signals shown under Horizontal Timing are reproduced at the 15,734.3Hz rate, while the signals shown under Vertical Timing are reproduced at the 59.83Hz rate. In addition, certain signals generated at the horizontal frequency are enabled only during portions of the vertical interval. In particular, the serrated portion of the vertical serration sync pulse is shown under Serrated Pulse. It is generated at the 15,734Hz rate and is gated on for three pulse duration intervals at the 59.83Hz rate. This may be observed under Vertical Timing in the Composite Sync waveform. In this

signal horizontal sync is ORED with the gated vertical serration sync pulse. Similarly, the burst gate is generated at the 15,734Hz rate, but is inhibited at the 59.83Hz rate during the vertical blanking interval.



MINOR DISPLAY SYSTEM

As a first order objective all strategic objects are selected and displayed by the minor display system. In some games it may be useful to put fixed objects in the minor system and there is no restriction that prevents this. There are four replicated blocks within the minor system. Each block is autonomous in function and provides for the placement of a single object. Each of these objects may collide with each other or with objects in the major system. In either event, the minor object is readily identifiable by the microprocessor so that immediate responsive action may be taken.

Minor system objects are locatable by a portion of the overall CAM array, just as in the major system. However, the similarity of the two systems ends in the signal path beyond the CAM array. Each of the four CAM locations in the minor system is dedicated and points to a singular block of object pattern bits located in RAM storage. In contrast, the CAM locations in the major system can point to any 64of the 45 objects stored in the pattern ROM. In addition, the mechanism for sequencing through the rows of the pattern RAM's is different than that used in the major system. In place of a singular adder as used in the major system, each minor system contains its individual three bit counter. This counter is updated at the beginning of each horizontal scan line. The decoding of the counter points to the proper location in the pattern RAM. Thus, each dot row in an object is presented as the RAM locations are sequenced. The RAM locations are loadable from the internal bus by a Write operation of the microprocessor. The RAM has the capacity to store eight bytes for each object thereby allowing an 8 x 8 object presentation Associated with each minor system is an Attribute Register whose contents are arranged as follows:

7 6 5 4 3 2 1 0 X X B G R D S X9

The Bits in this register are defined as follows:

- Bit 0 Xg is the ninth Bit in the horizontal address of the beam location. This bit allows the beam location to be resolved to 140ns increments.
- Bit 1.- The S or smoothing Bit allows a displacement of either the odd or even count horizontal sweep lines in order to provide an improved appearance of objects that visually rotate on the screen.
- Bit 2 The D or duration Bit determines whether an object will be presented in normal size or if its x any y dimensions will be increased by a factor of two.
- Bit 3 The R Bit specifies whether the object contains a red component of color display.

MINOR DISPLAY SYSTEM

Bit 4 - The G Bit specifies whether the object contains a green component of color display.

Bit 5 - The B Bit specifies whether the object contains a blue component of color display.

Bits 6 and 7 - These bits are unspecified and exert no control.

The definition of the delay of dot rows within an object depends on Bits 0, 1, and 2 as shown in the following table:

Bit 2 D	Bit 1 S	Bit 0 X9	Even Line Delay (ns)	Odd Line Delay (ns)
0	0	0	0	0
0.	0	1	140	140
0	1	0	140	0
0	. 1	1.	0	140
1	. 0	0	. 0	0
· 1	0	1	280	280
1	1	0	280	0
1	1	1	0	280

(3,58 MHz => 280 nS period

Minor

0.125 inch on 25"to

gh Bit -> 0.0625 inch placement

x pos.

accuracy

Major Placement Accuracy To 28005 => 0.125 x pos.

GRID DISPLAY SYSTEM

The grid display consists of an array of <u>nine enclosed areas</u> horizontally and eight areas <u>vertically</u>. Each line segment between the nodes of the array is individually controllable so that it may be presented or be inhibited.

A full array, consisting of all segments present, is created by combining nine complete horizontal display bars with ten complete vertical display bars. Each horizontal bar consists of nine concatenated bar segments, while a vertical bar consists of eight concatenated bar segments. Each horizontal bar on the TV screen is composed of three consecutive horizontal scan lines, while adjacent bars are spaced by 21 horizontal scan lines. A vertical bar is made up of a column of dot groups. Each dot group is programmable to consist of either two or sixteen clock intervals (3.58Mhz) in width*. A conventional grid utilizes two clock intervals while large area block arrays, such as checkerboards, utilize sixteen clock intervals. The spacing between adjacent vertical bars is thirteen clock intervals. Thus, wide vertical bar segments that are adjacent, appear to be continuous displayed The grid is centered vertically on the TV screen by allowing the first or top horizontal bar to start on the 24th horizontal scan line relative to the end of vertical blanking Similarly, horizontal centering is accomplished by allowing the first or left-most vertical bar to start on the 19th clock cycle from the end of hori:ontal blanking (HBL).

A programmable feature allows the grid to be enverted by the addition a dot matrix. In this case the dots appear at a physical placement on the TV screen, where otherwise the intersection of the horizontal and vertical bars would appear. The dots are electrically erested by AnDing the electrical signals nepresenting complete horizontal bars with the complete vertical bars. Thus the dots are composed of three horizontal scan line segments that have been shortened to a width equivalent to two clock cycles. Since, a full array of dots is always presented, no segment programming requirement exists for dot arrays, although segments and dots can Simultaneously be displayed.

An additional programmable feature allows the grid display, or any of its previously described subsets, to be either presented or inhibited on the TV screen.

The upper left hand corner of the grid has coordinates

(TX) (1847)

X = 19 clocks from fathulagging edge

of Horizontal Blanking

Y = 18 lives from ty of scheen lagging

edge of vertical blanking

^{*}Horizontal displacement on the TV screen is directly proportional no time.

The sound system generates a duty cycle modulated square wave from which an audio signal is extracted by means of an external low pass filter. The control of the duty cycle is effected by information that is transferred from the microprocessor to the 8244. This information consists of triple byte groups that determine the audio frequency and an accompanying 4 bits that determine volume.

The triple byte groups are loaded into three-eight bit shift registers located on the 8244. Each byte in the group is loaded sequentially into its respective register during a load interval. All three bytes are loaded in between consecutive shift clock pulses. The concatenat of the three registers results in a 24 Bit string that is shifted out by this shift clock. The resulting serial pattern of ones and zeroes contains a fundamental band of frequency components that lie in the This particular signal is further "chopped" by a audio range. higher frequency that is a multiple of the shift clock. cycle modulation of this "chopping" signal, the amplitude of the audio component is varied. There are four control bits that are used to control the audio level. These bits are loaded into a four bit down counter that is shifted by the high frequency shift clock. resulting output is ANDED with the output from the three concatenated shift registers to produce the composite audio output. In addition to the four volume control bits, three other control bits are used to augment the overall operation of the sound system. A noise enable bit enablesa feedback path in the output eight bit shift regist in the 24 bit shift path to produce the noise conponent. Simultaneous the noise is added to the audio component that is progressing down the shift register.

The shift frequency for the 24 bit shift may be varied between two values by another control bit. This expedient allows low audio frequencies to be produced with fewer refresh cycles from the microprocessor than for high frequencies thus, reducing the load on the processor.

For the reproduction of certain audio tones that are subharmonically related to the shift clock, the need for microprocessor refresh is totally eliminated by recirculation of the 24 bit shift path. This recirculation path is activated by another bit in the sound control word. Under the recirculation mode of operation, the sound interrupt should be inhibited.

The format of the sound control word is described below:

7 6 5 4 3 2 1 0 L3B

R S N V3 V2 V1 V0 Volume

& AA

Bits 0 - 3 - Volume Bits, collectively as a 4 bit word, these bits define the output audio level.

Bit - 4 - Noise Enable; controls noise generation and mixing with the audio signal. Bit 4 = 1, noise on; Bit 4 = 0, noise off.

SOUND SYSTEM

Bit 5 - Shift Frequency; determines frequency of shift clock. Bit 5 = 1, f = 3933Hz. Bit 5 = 0, f = 983Hz.

 $(3933H_2 = \frac{H}{4} = \frac{15,734}{4}; 983Hz = \frac{H}{16} = \frac{15,734}{16})$ Pule towes $\approx 100 \text{ Hz}$ to 2 KHz

and determines when the interrupt should occur.

Bit 6 - Recirculation Bit; determines closure of recirculation path around the 24 Bit shift path. Bit 6 = 1, recirculation active. Bit 6 = 0, no recirculation. BIT 7 - ENABLE SOUND O= NO SOUND 1= SOUND For those modes of operation requiring sound refresh data from the microprocessor, an interrupt is generated each time that the 24 sound bits have been shifted through the three eight bit shift registers. A 5 bit counter set to modulo 24 counts shift clocks

The sound shift registers, volume counter and sound control word register are all individually addressed by the microprocessor for the purpose of loading data. The address of these elements is shown under the topic of "Address Structure'."

Sound Interrupt will not be disable.

CONTROL AND STATUS

AOH

The <u>control</u> over various operational parameters on the chip is effected by the bits in the control word that is written into the control register by the microprocessor. The bits in the <u>control</u> word are defined as follows:

- Bit 0 Enable Horizontal Interrupt, generates an interrupt 20 us in advance of the occurrence of horizontal blanking. This advance notice to the microprocessor allows a sufficient interval for the reading of the status information so that appropriate control can be exerted during the horizontal blanking interval.
- Bit 1^{-} Forced Position Strobe, allows the freezing of the beam location information in the X-Y position registers so that the microprocessor can locate the beam at any time. Bit 1 = 1 strobes beam location to X-Y registers. Bit 1 = 0 disables strobe internal, but external strobe through position strobe Pin can still take place.
- Bit 2 Enable Sound Interrupt, allows an interrupt to be generated whenever the sound register needs new data. Bit 2 = 1 enables sound interrupt, Bit 2=0 disables sound interrupt.

 Enable Grid
- Bit 3 Set Grid Bright, allows two luminance levels of the grid. If the bit is a 0, the luminance signal is inhibited during grid information intervals. If the Bit is a 1, the luminance signal is active during grid information intervals.

Bit 4 - Enable External Overlap, allows the detection of overlap,

when more than one 8244 exists in a system. Objects that overlap or collide and exist in separate chips are enabled by this Bit.

Bit 4 = 1 enables external overlap, bit 4 = 0 disables external overlap Bit 5 - Enable Display, allows turning on and off of the output color a luminance signals. Bit 5=1 enables display; Bit 5=0 disables fill output to the 824 when the display is part way through a display field. It is the responsibility when the display only when there are no active patterns being displaye Bit 6 - Dot Enable, allows the presentation of a dot array in place of the grid array. The dots appear at the intersection of the horizontal and vertical lines in the grid format. Bit 6 = 1 enables dots; bit 6 = 0 enables normal grid.

Bit 7 - Grid Segment Width, allows the selection of narrow or wide vertical segments in the grid. Bit 7 = 1 enables wide segments; bit 7 = 0 enables narrow grid.

The color of the grid and background is determined by the data stored in the Color Latch. Also by setting the Enable Grid bit to '0' the grid can be turned off and the grid RAM can be used for other data storage. The bits in the Color Latch are defined as follows:

Bit 0 - Grid Color Blue

Bit 1 - Grid Color Green Bit 2 - Grid Color Red

Bit 3 - Background Color Blue

Bit 4 - Background Color Green

Bit 5 - Background color Red

Bit 6 - Enable Grid Set Gright

Bit 6 - Enable Grid Set Grid Aright

BLC - Beara Location Co

The "OR" of STB and Force Position Strobe will cause xix rec. to follow the BLC. A falling edge on the OR output will free? & BLC. The reg will remain Grozen until after the x-register is ke

se fake

Il not cause for

CONTROL AND STATUS

AZH WRITE ONLY

The Enable Overlap register allows for selectable masking of overlaps. When a bit in the Enable Overlap register is a 'O' the overlap of that object with any other object will not set the bits for the other objects in the Overlap Status register. The bit pattern is as follows:

Bit 0 - Minor System 0

Bit 1 - Minor System 1

Bit 2 - Minor System 2

Bit 3 - Minor System 3

Bit 4 - Vertical Grid and dots

Bit 5 - Horizontal Grid and dots

Bit 6 - External Chip

Bit 7 - Major System

The Overlap Status register stores the coincidences as they occur on the screen. Whenever two or more objects are simultaneously displayed the bits for both objects are set unless the Enable Overlap register has those bits masked. The External Chip overlap corresponds to the Signal on the 'CX' Pin. The bit pattern is the same as that of the Enable Overlap Register above.

Al H

Read ONLY on once per crue 27 Mink I from executive to the control Status Word is used to determine the chip status and

Bit 0 - Horizontal Status - Starts 20 us before Horizontal blank starts Ends 5 us before Horizontal blank ends.

Bit 1 - Position Strobe Status-Status of X-Y Register strobe 'l' = Follow Beam Location Ctr,'0' = latched. (See Note On page 14)

Bit 2 - Sound Needs Service - Sound register empty

interrupt sources. The bit pattern is as follows:

Bit 3 - Vertical Status = Vertical Blanking

Bit 4 - N/C

Bit 5 - N/C

Bit 6 - External Chip Overlap - Set when an overlap occurs with signal on 'CX'Pin.

Bit 7 - Major System Overlap - Set when the chip attempts to displaytwo major system patterns simultaneously all ready has a one System Shift register it shift register all ready has a one

The status register bits 2,6 and the interrupt flip flop are cleared by reading. The status reg.

* The overlap status register is cleared when read.

ADDRESS STRUCTURE

The subfunction blocks within the 8244 may be individually addressed for the writing and in some cases, the reading of data. The addressing structure of these blocks is shown below:

CAM AND LINEAR SELECT STORE

ADDRESS

Bit: 7.6 5 4 3 2.1 0

Object 0 1 DOT CAM DOT CAM LSS BITS 0-7 LSS BITS 8-11

Note: For the Minor System LSS Bits 0-7 are attribute bits stored in the Attribute register.

MINOR SYSTEM PATTERN RAM

ADDRESS

Bit: 7 6 5 4 3 2 1 0 PATTERN RAM

OBJECT PATTERN RAM LINE NUMBER

MISCELLANEOUS REGISTERS

	ADDRESS	SUBFUNCTION
Bit: 7	6 5 4 3 2 1 0	
,	0 1 X 0 0 0 0 0 0 0 1 0 0 1 0 0 0 1 1 0 1 0 0 0 1 0 1 0 1 1 1 1 0 0 0 1 0 0 1	CONTROL CONTROL STATUS OVERLAP STATUS AND ENABLE OVER Y REGISTER X REGISTER N/A SOUND 0 SOUND 1 SOUND 1 SOUND 1 SOUND VOLUME

ADDRESS STRUCTURE

GRID

ADDRESS

SUBFUNCTION

Bit: 7 6 5 4 3 2 1 0

1 1 0 COLUMN 1 1 1 NUMBER 0

HORIZONTAL SEGMENTS 0 to HORIZONTAL SEGMENTS 8 VERTICAL SEGMENTS

READ & WRITE CAPABILITY:

READ/WRITE :

ALL CAM

ALL LINEAR STORE EXCEPT MINOR SYSTEM

GRID RAM

MINDR SYSTEM PATTERN RAM,

CONTROL REG. AGH.

SOUND VOLUME REG! AAH

CAIDINGT DEAD ATT ONE OF THOSOR YETEM

READ ONLY:

X- REG ASH

Y- REG A4H

OVERLAP STATUS REG AZHECO

CONTROL STATUS REG AIH

WRITE ONLY:

ATTRIBUTE OF MINOR SYS.


MINDR SYSTEM LINEAR STORE (ATTRIBUTE REGS)

COLOR LATCH A3H

ENAPLE OVERLAP AZH

SOUND REGS 0, 1, 2 A7, A8, A9H

The addressable function block structure may be shown by means of an address map as follows:



MINOR SYSTEMS

ADDRESSING

System No.	Y	CAM	X CAM	LSS
° 0 :	•	00	01	02
1		04	05	06
2		80	09	OA
3	•	0C	OD	0E

WORD FORMATS

Bits 7 6 5 4 3 2 1 0

Y CAM	MSB.						LSB
X CAM-	MSB						2ndLSB
LSS		В	Ģ	R	D	S	x ⁹

PATTERN RAM Address

System N	0	Addre	ess	
0	80	-80 -	line	1
		-81	line	2
_	87	-87-	line	8
1	87.	-90 -	line	1
		91	line	2
•	8F	97-	line	8
2	96	40-	line	1
		-47-	line	2.
		47-	line	8
3	98	-20 -	line	1
		BT	line	2
	9 5	ستنت	lina	Ω

RAM Word Format

Bits 7 6 5 4 3 2 1 0

last out () 1s

LSS#4								•	,e				4E,4F	5E, 5F	6E, 6F	7E,7F	•						•
LSS#3													44, 4B	5A, 5B	6A, 6B	7A,7B	1		0	,	LSB	LSB	MSB
2			•										7	2	7	7			,`	LSB			œ
LSS#2				٠									46,4	56,5	66,6	76,77	•		7			lent	G
					•			_	_										'n			acem	M
LSS#1	12,13	16,17	1A,/B	1E, 1F	22,23	26,27	2A,2B	2E,2F		36,37	3A, 3B	3E, 3F	42,43	52,53	62,63	72,73			7			Displacement	•
													£4.) ~					S				
	11	15	19	11	21	25	29.	20	31.	35	39	30	4.T	51.	19	71			9			ISB	
×									•				150 y	3	するよ	¥ .		7.7	7	MSB	MSB	2ndMSB	
Y CAM	10	14	18	10	20	24	28	2C	30	34	38	30	40+454	50+54453	<i>+9+</i> 09	707	<i>kZ</i> .	•	Bits				
System No.	0	-	2	'n	7	\$	9	7	æ	6	10	11	12	13	14	15		WORD FORWATS		Y CAN	X CAM	LSS(0-7)	LSS(8-11

Displacement = Object Starting Address - Hor. Scan Line Number

MOVABLE .

PRIMARY OBJECT SYSTEM

A SVEWS

The Primary Object section disple 4 independently
positionable objects each comprised of a dot metric
specified in a load able 8x8 1 a Tern Ram, Attribute Register
and Position Register.

Each Position Register pair provides 8 bits of vertical

Position (selecting 1 of 256 lines) and 8 bits of

housantal position (selecting 1 of 256 280 NS positions),

and crigins the top left corner of the pattern.

Additional horizontal accuracy is controlled by two

control bits X8 and Smoothing in the Attribute Resi.

Additionally the Duration bit controls horizontal duration

(280NS OR 560NS) and doubles vertical 512e also.

Control bits BGR provide color selection

1	DURATION (D)	SMOOTHING (S)	. X5	EVEN LINE 000 THE
	. 0	ن	. 0	0 0
	. 0	, o		140 140
	· . 0		0	140 0
			1	140
		. 0	0	
		v	. 1	280 280
-				· JKO
. _	-		1	286

4 of Each

Attribute Register

Position Register

Χ

- - B G R D S Xg
7 Smeeting C

X₁ X₆ X₅ X₉ X₃ X₇ X₇ X₀ Y₇ Y₆ Y₅ Y₉ Y₃ Y₂ Y₁ Y₀

P7 P6 Pc P1 P3

Pattern Ram

ian Row Pr P. P. F. F. P. P.

5M

		DATA BITS	
	ADDRESS	16543210	COMMENTS
(EXAMPLE)	1600		VERTICAL POSITION &-BITS
,	1681		HORIZ POSITION - 9 RITS (9TH WANTING)
	1602	Bive Creating Da Sm X9	ATTRIBUTES
	1683	XXXXXXXX	NOT USED

ADDRESSES SHOWN FOR MINOR SYSTEM #1.

1644-7 FOR #2 1688-B FOR #3 1696-F FOR #4

WERT. LIMITS 19H-DBH
HORIZ. LIMITS SH-ASH FOR ON-SCREEN LIMITS ON SONY T.V.

MAJOR SYSTEMS

Table 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		•
ADDRESS	76543216	
. øø	. *	VERT POS. 7 BITS. 15B NOT USED
Ø1		HORIZ POS. SBITS
. Ø 2	6 60 - 60	DISPLACEMENT = VEST. POS HOSTZ. SCAN
(63	Sing Fry Ry MSE	ATTRIBUTES + MSB DISPL.

ROM: Object starting address - (Vert. Pos.)/2

	SECONDARY DESTICT SYSTEM
	The Secondary Object section displays 12 independently
	positionable objects, each as an 8-dot by 7-line matrix
	by selecting one of 45 fixed Rom patterns using
	a loadable Pointer Register, Color Attribute, and
	Position Register.
	Each Position Register pair provides for 7-bits of vertical
_	position (selecting 1 of 128 even numbered lines), and 8-bits
	for horizontal location (selecting 1 of 256 280 Ns dots)
	and prising the transfer course of the pattern it is
19 - 40 - 40 - 40 - 40 - 40 - 40 - 40 - 4	and origins the top left corner of the pattern on the dis
1 APP of Letter & Tober no do y	The 9-bit value in the Pointer Register is added to
# No. 10 Page - # 1 4 pt	the 7 high order bile of the Vertical Ble to form
	a 9-bit effective address which selects one 8-bit row (out of 315)
atental of an in-	ROM bit 1/0 causes a dot/space for 280 ns duration
• • • • • • • • • • • • • • • • • • • •	lare must be exercised so that this effective address selects
T - 1 MP - 1 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2 - 2	the first row in the Rom for that Position Register value.
	Pointer Register S8 SoBGR + 12
	"Secondary objects must not be positioned so as to overlup more
Magazinto de Estados de la constante de la con	than 4 positions of another secondary object. Any overlap of 4
	positions or less will cause the left-most object to be blanked
······································	in those positions containing dots or spaces from the right-most
	object. (Right most appears in-front of left object.)
	LEFT
	RIGHT
	RIGHT OVER LEFT
	See also Secretare abied martin 11 1
10/3:176	See also Secondary object overlop detection

'.

•			
BIT.	CONTROL	(STATUS)	OVERLAP
	GRID WIDE	SECONDARY OVERLAP	
G .	6RID 007	XTRUAL GUELAR	SEC (CPRIMITOR GRID)
5	DISPLAY ENABLE	_	HORIZ 6010
DOES 4	EXT OVERLAP EMABLE	guan	VERT GRID
NOT 3	GRID BRIGHT	VERTICAL BLANK T	PRIMARY 3
WN)	SOUND INTRUPT ENABLE	SOUND SERVICE 1	2
1	POSITION STROBE CONTRI	POSITION STROPE TO	To the to the second state when a second
Pr 10 11 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	HORIZ. INTRUPY FINALE	HORIZ BLANK Y	Company of the second s
146.14.04. 27.044			
r r r ta su	in	1 0	FREEZES X, Y REG
- resolver a section of the section	COLOR LATCH	ERGBRGB	IF POS. STRIBE
*** *** *** ***	The contract of the contract o	GRID	and the second
er erine or a erine en en e	and the contract of the contra	- BACKGEOUD COL	or J
ne jehen kasa cama maja jajan			
The second secon	ADDRESS	REGISTER	and the same to the same to the same the same to the s
ed alle eve don exercic	101 × 0000	1	2m 8018 70 8271
100 and 1 100 and 100	0001	STATUS	And the state of t
	0.010	OVERLAP / OU	ERLAP ENABLE
roundant trace each of sense use a value of the		COLOR	
The state of the s	0100	Y REGISTER	
To the fill fill fill the state of the state	0101	X REGISTER	
thromas used the state of a	0/10	OVERTAR ENAB	And the same of th
Proper feet make one corresponding and a sign	QIIL	(Sound 0)	
neten adelate a super	. 1.000		
# A # # # # # # # # # # # # # # # # # #	1.001		
*****	1010	VOLUME (STATUS)
	• • • • • • •		
41	•	A Commence of the Commence of	
		しししし	
220 30/10		and the same of th	and a second
\ *\ .			

•			GROUP		nR.1	517	,	1	Ver	TC AV						
	The	Gros) O	siect	Jo	ction		T.	/s •	<i>'</i> 20		1	- ob	ierte		Charge a la s
	<i>y</i> .	graupe	of	4	. c	***			•	7			6. 1	V. E 13	····/ '?'	·····
		Seense	dan.		a	<i>(011</i>	0.44	7		ره	الم م	£	79.61	المراكز المسا		2/
••••	500.0	J (dary	क्षण्डा	11.37	ंदर । !	€ 	G11	5/	7 P W	ek,		orison	ntally	*****	
* * * * * * * * * * * * * * * * * * * *	المراجع المراجع	લ <u>,</u>)	dof	3	apar	3	f	(11)	in	?	a	to	tal.	04	64	dot
	posit	ions	und d	/	mes.			** * **		,		-	· · · · · · ·		,	**********
	9 / 1141 10 10 10 10 10 10 10 10 10 10 10 10 10		***												-	-
	Cach.	Posi	tion R	gist	cs	01	19.11	Is .		he		top	left	Corn	er o	F
a - Sandarda e California de Maria de California de Califo	the	first	- 0	bjec	de	Du	Hri	n .	*	F	9U (Pointe	r Res	iden	
Convertion and a service of the serv	are	used	l for	. *	each	, , ,	Sro				deridings egg	7 7 7	1			
entangentation downers dates by the developer the in a distinct							m = .v.,	. 		a 6445 varu 8 var	***************************************	. :				
	Pointer	1st	Ar Ar	A AC	AYA	3 A3	A,	A	R	6	R			"A	4	
	Registen		By Ra	R B	Ru B	B	R.	0	B		0	1	fo!			
which instructive desirage error of a majoric error expressed	i municipal in annum	- 00	(x 62)		Culc	3	-	0	0	6	12			, B		-
the transmission of the contract of the contra	The second secon	5	08 07 1	6 0,	10416	1	01	6	0	6	R.			"C		
ama mara a Nagara ang garagan P		474	108 107 1	C I DE	1,41,	7 105	-	V ₀	0	6	16		A second	" "		
	ļ	***					R)	Δυί	1) Ace						1.3.
and the second of the second o		ك-سر	-				7			,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Arry (
** *** ***	ORIGIN		ALE	3	C	D					,			e-America de el apopul () que que		ment transferred
e de la companie de l	• • • • • • • • • • • • • • • • • • •	•	<	(64 -		>	***************************************	*********		•					-
The segment of the second of the second	•		. ,	-	#40 ** ·	* ***** * *			10 46.50	· · · · · ·	T _e					Full-Tollier St. edina Artistania.
	-	6 • # #	•				•	• •••	•• • •	*	*,	10. 10		<u></u>	***************************************	
The state of the s	10 gr - 2000 se s s s s s s s s s s s s s s s s s		•							to 16 -duligibus					¥1.	- The same of the
The state of the s	• · · · · · · · · · · · · · · · · · · ·				-				* *****	*						-
9 H F F MULLET A 44	e e e e e e e e e e e e e e e e e e e								***						i Indianas manus . a o	
William Company of the Company of th	the state of the s		··			*			1 - 47 - 48 - april					•		
en e e e en entre la														7	, Na kakaya mangangagan	
				-						·-· ·	.p. ve tanaa					
*						•			•							
											:			- No Trans Million Samuel Angeling and a	* 6 **** ********	retires which many company
. .								-	,		*** * * ****	*	***************************************			
			•					-			***		Der Cherliffe Des 1997 Gener Spec de 2 des			
									• ••		· · · · · · · · · · · · · · · · · · ·	***************************************	** ** ** *** ***** ***** **** **** **** ****			#11-gr - 11 1110 #10
							•									
Gua								-				· where where minde		-		
341											A 4740-1980g-0-1					

10/30/4c

```
たなまれき さんしんさん コンピギル
      CAN AND
      ZDORUSE
                      CESCERECT
   5 5 7 3 2
                10
   く C2JECT サ >
0
                      LIME CAM
                00
   SOBJECT 402
                01
                      POF
                           07.74
0
   < 0211111 4 4 5
                      155
                           2115 0.7 2
   < OBSECT # 17
                      1.55 FITS 5-11
0
                 - 1
                                    eystem. lin store
     MINER SYSTEM PATTERN RAM
        13 210
                       MILLER SYSTEM TATTLED RAM
 0 0 CET#
             LINE #
      MISCELLANEOUS REGISTERS.
            3210
        X
            0000
                        CONTROL.
101
                        CONTROL STATUS
            0001
 01.
        χ
        x. 0010
                        OVERLAP STATUS
                       LOLGR FATCH
           00
```

Y REGISTER X RESISTER

50447

5 220 D

SOXUD YOLAME

GRID

1 6 5 1 3 2 1 0

1 1 0 COLUMN 0

1 1 0 NUMBER 6

1 1 1 6

Χ

X

0100

3 4 4		<u>"</u>	ç	5' () 		10	5 %		> C +	, (₁	15	15	!\.,	13		9		-:	ļ.,		1:	ļ c,	ا د ا		; • •	10		 . •		3		, (1)	45	5)
; ! !-	u. O	Ш	3	11.	i i ii i ii.	17.17	10	(3)) ()	11	DF	7	[]	12	α'	8	00	00	11	7	0.5		, w	i co	00	0,0	1. 0.00	7E	75	03	7	20	00	18
•	PAGE	C	162	0.3	03-	1 63	13	1/3-	100	65	63	6	63	FF	12	30	20	20	0	\ \ \	ルルク	100	000	0	3	ŏ	200	, U	20	8	5	0.3	00	00
		C		!		1.	8 4 = 4 : -4		i						ľ	1]					a)	O	0		0	C3	F	9
				Γ.		•	"										-			•	t	•			•			-	(-	••••	63	1	6
	***************************************																		.											• • •		63	;	0
																			İ		,)								-			8
	1.											-					•					1										63		
	:	90																														1 5		136
	h	^	0	0	. 0	0	0	0	0	7	C	0	6				0		6	6		C.	C	· ·		\overline{a}	2.	27	.01	C.	-	00	Ci	00
		9	00	7.5	75	103	C3	17E	FF	C 3:	03	C 3	8	18:	C3	FF	16	18	FF	99	18	Ö	<u> </u>	ر ص	166	18	17E	FF	20	:7E	75	00	30	00
		5	00	3	63	20:	50	C3.	0.3	£3	03	63	18	3C.L	1.6	90	18	130	FF	18	.7F	70	90	99	97	00	C2.	60	00	C3	<u></u>	18	18	18/
•		+	00	C3 !	- 63	03	23	0.0	03	下い	03	33	16	66	30	0.0	10	7.6	FF	202	0.8	7c _	0.3	30	SC	00	CF	の石	00	53	63	00	00	000
		3	00	75	63	7 27	1.1.	CO	03	DB	レン	7F.	8)	C3::	13	100	3	1.00	FF	THE STATE OF THE S	7 6	FF	03	FF	36	00	000	38	ナナ	7.5	72	00	90	- 02
i						0.3				-			_ <u>;</u>	<u>:</u>	i			į	:		be		0				. i	0.0	i			0		- ·
Ì		7	00	63	50	- 60	5	0	60	c7	63	55.	8/	3	66.	40	30	50	14. 14.	91	FE	22		99	(8)	00	元ろ	w) (7	W	<i>w</i>	000	. α.	ā
) 		. į		 	:		•-				i.									,	-	4-9-							,		000		
		.1.	3	.0. 0	9:0		2	h.,	7	> C	o :	2 Q	0 (×.	ni.	جے۔ م	<u>ئ</u>	laj i	₹.	いい	Y		*:	K .	7 : . 7: !	<i>(a.</i>)	ر ا	2-	\c.\	מ	<u>, , , , , , , , , , , , , , , , , , , </u>		\bar{Z}
-		χ	0.	0	3	0	0	O N	0	0 0	0 .	C)	0 /	o O	0	O U	0 m·	D .	0	00 00-eg (17	ر- در	<u>.</u>	ر ا	ر در در	/· (or .	مہ د	<u> </u>	r,	زي د	000	LI LI	

GKID MAY-8244

Game And S C C C C C C C C C C C C C C C C C C		. Hof	RIZ. SEG	. col	LUMN	ADDR	RESS (1	HEX)			
Nert., col., Data Bit	3:	FOD -> CB	. c1	c2	C3		•		c7	C 8	
VERT. COL. DATA BIT	HORI	$\frac{1}{2}$, -1	: 1 ··· 2	. 1	• 4	·	. 6	·	l 8	· · 9	
2 - 3 - 3 - 3 - 5 - 5 - 5 - 5 - 5 - 7 - 7 - 7 - 7 - 7			:	: 1	.	: .1	(-		1	HORIZ. COL. DATA BIT
3.— 3.— 5.— 5.— 5.— 5.— 5.— 5.— 7.— 7.— 7.— 7.— 7.— 7.— 7.— 7.— 7.— 7		1									
3-3-3-4-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-5-		-					1				— 1
7- DØ DI D2 D3 D4 D5 D6 D7 D8 W NOTE 1 VERTICAL 2 3 4 5 6 7 8 9 16	2					:		4.			
7- DØ DI D2 D3 D4 D5 D6 D7 D8 W NOTE 1 VERTICAL 2 3 4 5 6 7 8 9 16	3		.			.			l		3 .
7- DØ DI D2 D3 D4 D5 D6 D7 D8 W NOTE 1 VERTICAL 2 3 4 5 6 7 8 9 16			:	: .		÷					-
STATE PEN DIS DI D2 D3 D4 D5 D6 D7 D8 WATE 1	• • • • • • • • • • • • • • • • • • •					>	ļ			·· • • .	7.00
STATE PEN DIS DI D2 D3 D4 D5 D6 D7 D8 WATE 1											
VERTICAL_ 1 2 3 4 5 6 7 8 9 10	7 -		D1		D3	D4	D5		D7		W NOTE 1
the morning many bounds of the term of the state of	YERTICAL	<u> </u>	2 - 1	3 4	i . 4 <u> </u>	i ;	6	; ! : !	3 9	19	
VERTICAL SEG. COL. ADDRESS (HEX)	e de la compansión de l								-		9

NOTE 1: BOTTOM ROW OF HORIZONTAL SEGMENTS HAVE SEPARATE ADDRESSES (HEX)

AS WRITTEN ON THE GRID DRAWING. DATA TO TURN THESE

SEGMENTS ON IS CONTAINED IN DATA WORD BIT ZERO.

REV. \$ -1/5/77
REV. 1 -1/10/77

THIS DRAWING CONTAINS INFORCE WHICH IS THE PROPRIETARY PROPERT OF INTEL COPPORATION, THIS DRAWIN IS RECEIVED IN CONFIDENCE AND 1	GALIF. PAGAL
CONTENTS MAY NOT BE DISCLOSED WIT OUT THE PIPOR WRITTIN CONSENT O INTELLORIGHATION	
DRM 12 Millionich 1/5/7	GRID MAP-8244
CKO J. Bartan 1.7,2	7 SIZE CODE DRAWING NO
APPR	SCALE REV 1 SHT. I OF I

			. . .
	t Bellenhirmani, ed. of Hillians	5 MINNING	LANIA CO
		7546	10 1 200 101 01
		ह्य त्रक्षाताच्या है।	YOUNG LAB I BACKGUD, CRID B
AUT SUTATE . S. SON &	ETSYS SOUTH	Z K2- G 82- G	D €130.446×2AS ¬
AUS OLOUD NEEDS SERVICE OF TAIL P FOR	S TISKS BONIM.	3 10 10	
4= W (SL) SUTATS TEN W	MINOR SYST, J.	8 3 8	ACCOME WEE TO BACKGROUND &
FINAL F	יוֹי לואט יוֹאצּיף.	e 15 15 10	HOISE ENGINE T BACKGROUND G
43 : [0	STORY CHIP	9 1 9 1 9	THOUSE ORNETE A SECTION ORIGHT
D SOLAM HTOR WATON - P	GISS SOUTH HTIW SOTAM	L ASM L BEN L	N 37EVNE CHNOS
ه استان از این	CHARLES TO HAR	4 6 6 6 6 6	1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1. 1
A SOLLS	Language Change of Language	P X B X B B	HOTAL HOSES M GNUOS
T N M + W W F OO F	100700	ことがってる	6 0
200			
Q -1 01 0 15 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1			7 2
AAAAA			2 2
2 2 2 2 3 2 9	0		W 80 12
S S S S			
	a l	5	L L L
	O T N M + M O F M	M 메리 마 마 마 M 20 M 20 M 20 M 20 M 20 M 20 M 2	
C C C C C C C C C C C C C C C C C C C	APAPAAAAA		
			न विधानिक विश्वास
			A A A T A A A A A A A A A A A A A A A A
	* # # # # # # # # # # # # # # # # # # #	4 4 4 4 5 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	M X 0 = 1 2 X
The second secon			2 2 2 3 2 3
2 + 4 + 4 2 + 4 + 3		126	N F N SEX X
			YSTEMS
	<u> </u>	3 3 3 3 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	N F 10 12 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2
		. 2	
		· · · · · · · · · · · · · · · · · · ·	0
22 22 22 22 22 22 22 22 23 33 33 33 34 34 34 34 34 34 34 34 34 34	2 12 12 12 23 24 25 25 25 25 25 25 25 25 25 25 25 25 25	700000	
2 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	0 tr 0 U 8 t 0 U 8		G 8 8 8 8 9 7 7 7 7
T T T W W W W W W W W W W W W W W W W W	الما الما الما الما الما الما الما	2.4.12.00.00.00	
2 2		22	3
30 %.	C48/7 65	6.3	200 Bes 200 Be
2000 2000 2000	3	(7)	caro caso o
0.0		i	20 - 4 4 - W .V

· ju	
1720 TOWN	SUTATE STROM
2	MITETS SEORTS HOITT 209
	פסחש מבבשי בפשאוניב ומ
A country or any and a country or any	W : (118 W) SUTATE TABLE)
ENABLE EXT. UVERLAP 1 1 P	+
A S W WAS LE DISSLAY IN A E	EXT, CHIP OVERLAP O
DOT ENABLE	PINOTAM HTIM ROTAM
	4 2 3
CONTROL & LONGO	CONTROL
5 2 2 2	10
	コスランドのこれの
	0 0
	2 7 4 4 5 6 4 4
::::::::::::::::::::::::::::::::::::::) N
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	7 0
and the second s	OARSON
2 0 0 0 0 0 0 X	* E
	10 N & M N L X
	4 0 0 0 0 0 0 0
Q W	
	# # # # # # # # # # # # # # # # # # #
	17 17 0 0 0 1 1 1 1 1 0 0 1 1 1 1 1 1 1
1	5
	Eij :::: : :::::::::::::::::::::::::::::
3 - Q & Q - C & X & X & X & X & X & X & X & X & X &	
2 - 0 0 0 - 0 0 0 0 0 0 0 0 0 0 0 0 0 0	
機能 2 C · · · · · · · · · · · · · · · · · ·	
	てるにまたるによっ
20	0.0 0 m m m m = 1
2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	4 4 0 0 4 4 4 6 C 6 4 4 4 6 C 6 6 4 4 4 6 C 6 6 6 6
2 - B	A
	φ, c, ,
	37

. (410

2 2 スス 01 0 8 12 3 ::1, RI 70 O. B 65 çş **E** 3 MINOR)----0 ---Y, Y 5 T. U DATA 14 14 7 4 H عري أر 4 # X |25 ١١ إ b in C 3" 9 xis ۍ 11 HORIZ A ... 707 ATT ROM 319 310 RIBUTE USE BUTS AL POSITION,]]] n n n n n n n 30 to chiect V 6. 4.4. W. 12 - B 313153 ون ·\$: (BIT9 IN Ü YSTEM --: Q Si . 310.54 である。 Los 032 C N X N Screen Age To COLOR LATCH 10 ହ Ų J MAJOR WITH J 115B BUEAME CHUCE 0 EXTERN 0 • SET GRID BRIGHT RECIRCULATE খ HORIZ. 1 1 g lug ÷ 141 HOISE ENABLE 1. ٠, MINOR إدرا 1 1 1 1 1 1 10 VOLUME MSE 13 מן ניין יאן MINOR T DACKGHD.GRID G Ø Ø MINOR -SB Sound y orsus e PRISE MARTIN MINING ţ

7:5

3 2 2 2	6718 6718 6718 6718 6718 6718 6718 6718
Column	0 - WW 4 WW - O
	24

		···			1
			1 23	5	
			33	10	3
	V STITE		63,77	2000	
	7/5	-	1	600	3
	000	\(\text{\tin}\text{\tetx{\text{\text{\text{\text{\text{\text{\text{\text{\text{\text{\ti}\\\ \ti}}}}}}}}}}}}}}}}}}}}}}}}}}}}}	3 7	Ne S	ଅ
	8 4 2	20	1 13	2 3 35	7
Charleson			20 2	Eag Set	
	-4		100	and the same of th	
			5,00	000	V
	848		0 0 3	12	į.
	6 4 N	28	6 2	1200	Y
		7	000	12 61	7
<u></u>	× 30		12 9 3	75 4 00	3
	Werlay Werlay Chip		N. N. C.	- of 1 - 3 3	1.37
r (Cris mel d'Alls talès nels agras ag	Starla 22 Chip	Sys 3 5ys 3 5ys 2 5ys 2		20 7.6	
		1 1 1 1 1	1 1 3	0003	72
	CNOPPORTOR AND A STEING OFFI	Minor Minor Minor	4.00	3 5 5 L	
*** *** *** *** ***	7 1 1 1		8.0	8 8 8	
and a seamost for	S S S S S S S S S S S S S S S S S S S	15 15 15 15 15 15 15 15 15 15 15 15 15 1			X
TO A STREET STREET BY SHE		Che Str.	85.0	2 7 3	75
	12 - 12 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Vert. States (Sound Nears, Position Strab Horiz, Strab	Below Serial Ferlas		19
1 mm mm 1 s	Story A A A A A A A A A A A A A A A A A A A	Vert. Sta Sound N Position Horiz.	Seles Signal	Sta	20
	141		50-00	. 1 - 01	
	2	\$ 4 13 to 13	ined in the state of the state	strole Strole Statu	5
	CONTrol A O A O Dot Fralle Evable Display	2 1 16/1 / 1 1/1 / 1	A CSILL	Stro Stro 5/5/	
* *** ** wee	CONTro.	Evalle Ext. Or Evalle Sours Freed Pos SI Evable Hor.	8 10		esque
	Col	Evable Ex.	Forced Forced Tx Ferwal Sign	to t	9
0 100 100011 or 1 op	Grid Grid	The Colonial	* 10 12	5041 2051/	
* ***		7	1 1	2 2 X	
	55 7 625	4m1-0			· · · · · · · · · · · · · · · · · · ·
• • •	4 ddres 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5 5		:		
grade magnetic state of	1.4	3		•• • ••	was a second of
	14 7	Q	; ;		tor a grant gr
				:	

		:	· · · · · · · · · · · · · · · · · · ·	• •
3	16. 2 x 3. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5. 5.	5.28		
32	At A LING E. Frence	10 × 10 × 10 × 10 × 10 × 10 × 10 × 10 ×		
	18 Sour	18/41		
3	7 7 7 0 21	t out	0	8
Sou	Ast &	157.8,	De la	8
3	1 t 1	- t.mo	3	
3.	8 7.		\$	0 1000
3	(as)		75	0 5 3 3
3	1 0m1	007	7	0000
Sour	1 8 - 1 8 -	3 113	3/1/2	S S S S S S S S S S S S S S S S S S S
3.		30000	Y N	
10/01/01		Background Cackground	0 0 0	}
	2 C 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	100 20 4		
	The same of the sa			
		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1		

11147				1.11.		
	Re addre	seing.	struc	ture -	may L	shown -
	an a	ldress	2 march	- as	Palla	
4						
	ADDRE	5.5				
	100H		, ,		1	
					.	
•••				- -		
		.		·		
					.	
			LINE CA			
			DOT OF	MI	128	
			L\$5-0-	- 11	BYTES	
		h=0=0 h 1v phy.	- 177			
		"				
	1000 1 00000					250
	128-				- X -	BYTES BYTES
			PATTERN	RANI	32 By FS	
			1 6 10 1 640 a 40 da 400a		BYTES	
	160 -				- -,	
.,,		Al de in to the Migas	STATUS, CO	VTROL, "	32	
27 6 5 4 3 2			SCOND, X, Y	AEG.	BYTES	
	192 -				- '(
	COH					
				- - -		- - - - - - - -
· t · · · ·			GRIL)	BYTES	
					BYTES	
	255-					
ck	255- FFH					1 1
: 1	•				1	

ado	Loss Structur		1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
	The sulfus	tem blocks within	too "
8242	I may be i	directerally address	ead
- Bor	-the writer	o and in some ca	ses,
the	reading of	data. The addressing.	structure
of t	Rese blocks.	is shown below:	13
	CAM AND LIN	EAR SELECT STORE	
	ADDRESS	SUBFUNCTION	
BIT:	76543210		
	O OBJECT OI	DOT CAM	
2, /3 .41	O NUMBER 1 C	LSS BITS 0-7 LSS BITS 8-11	
		M PATTERN RAM	
BIT	ADDRESS 76543210	SUBFUNCTION	
, , , , , , , , , , , , , , , , , , ,	76543210	PATTERN RAM	
		PATTERN RAM LINE NUMBER	
	OBJECT	NUMBER	
			-

[. .	. -	. []	1	ال	UIY	11	V4	. //	44	}	111	14	2	7 4	با عر	· /	Ľ	7/2	12	77			
'																								1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
BIT	1CD	NIR	01 >			<u> </u>	NT	RO	4	SIA	1.[15				ov	E	71.1	P	.51	47	113		
7	_GR10	+ W	IUE	EGM	FUTS		MA	10	R	w	ITA	M	AJ	28	XZ	4	IAT	OR	WI	TH.	MIN	OR	OR	GRID
. 1.6	GRID.	+: 120	27 .				EX7	F 5/	RNA	4.	CHI	P.C	VE	KL	IP.		Ξ.Χ.	TE.	PN	AL	ac.	HI	P.	10
5	ENABL	F. 0	15 PLA	YIX	1		NX	1		:	:1	:	1.2	i.de:	<u>z:</u>	. <i>H</i>	ION	12	G	ID	<u>. </u>			1
	ENABLE	EEX	r. bul	KLNP			NA	1. 1		in i	$\cdot c$,-	<i>:</i> .		,,	. γ	ER	Τ.	GR	ID				
. 3	SETG	RID	BRIG	HT		Ų	ER	T	57	AT	45	(V,	[RT	BL	1171)	1	111	OR	5	157	EM	3	-	!
. 2	ENABL	ES	OUND	INT		5	DUN	00	VE	ED.	5. 5	ER	IKA	-	,	1	1/1	OR	5	57	EM	Z		* ig :
	. FORCI					P	05	17/	ON.	5	TB	.5	TAI	<i>us</i>		1	IIN	OR	5	SI	EA	./.		
131 0	ENAB					1 1	OK		1	-						٨.	IN	R	_5	157	EN	0	,,	- 4
3				0						1.	Ċ				7						,			
1 ×	READ/	WRIT	E	OT	HER	5	R	= A	0	0	00	Y			, "									
	DISAB	1 !		i .	, 1			i				•	D	15	5	1	 1D		INC	\rac{1}{2}	5	 'ST	EN	BAL
	AND.	_	1.	1 1																				
	BLOCK	1	1	1	11/	TH	IFR.	3 /	20 1		VÄ	RI	L) T						Ī					
1 1 1 1	APVAL	1 1	1 2	1							V. Z	,,		•				• •						
121 1 1	VOTE-A			1		57	A 7	115	-11	in	מי	5 .	RE	5 F	7	BY	DF	Δn	0	PF	RA	710	20	10.
			"				1.						٠.,٠	٠. ه			/12	76		. 2	.,,,	.r. t	10-	
	ONTROL	P	111	13/	ST	OP	= 0	B	FA	11	10		7/	ON		211	4/7	ER		y_:\	,	250	-16	FED
	1 1	1 !		1 1	1		ļ š		- 1	i			1										1	, , , ,
1	TORES				"			1	1	۷٠,	U				-	1				J	110	ru	-	1 17.
	TATUS	1 1		} !	ha	D	X - Y	R	F	. /-	TE	-0		'A1 A	B	F	RE	n D	-	0	م	17-T	F	
	TAN	راح ار	AII:		. ////		`	`: <u>`</u> `	1	"	16	^		1110	,	۲.					en.		<i>. n</i>	7
			MG			6.1	211						1 0				٠	104	-		11000 0 0 0	-		
	1/48			.		<u>G1</u>	(IV.	-				*18	*****			• • •								1 2
W	13 6	LOC	115	SIA	E	in	78.1	Z () A)	7-1		7	5	200	· It i	, u	110	E	•••	9		~4	c	FP	20
1			ZONT	1			AC	i		1	^	2		1	,,,,,		<u>ب</u>	9 . 1		120	C /I	٠,		
				74	17, 2	/ ^									'							**.		
	24_6	INES	150	ACE	1/	= p	TI	4/						D I		21		111	F 6		170	11		ERTIC
		ERA	15P			["	1	112	1		W E		w	-	7			1	د ع	/	716	cj.	1	(T.) / P.
			C. 4		-						*****	• • •		•				٠.						
13.1	COL	OR	LIL	TO	1	٥٠١١	ITE)								***					1.1:1
X	5	1 1	190	1	1 -			-0	W.L.	r-/		-11			-	- '	•							
	4		1970	ana	6											4.1								
37	3	-		-	13	15			, l					• •										. ,
1	2	Gn	icl		R				-															
	1	"	-	.	G			-											"					
	0	" "			B		-							!								,	1.	
								-	!		-		ı i											•
									:													•		1.
		1 ;							\ F		-	-	!				1				-	! .		
,																								

	MISCELLAN	VEOUS DES		
	MISCLELM	VEOUS REG	STERS	
	ADDRES	S	SUBFUNCTION	
BIT	76543	210		
				· · a · · a · · a · a · a · a
<u>v</u>	; ' i	000	CONTROL	
			CONTROL STAT	
	00		COLOR LATCH	
	0 1	100	Y REGISTER	
		110 1	X REGISTER SOUND 0 A6	
1,	0		. SOUND 1 47	
	··· ·· ··	000	_ SOUND 2 A8	100
	: \		SOUND VOLUM	
	GRID		.,,	
	ADDRESS		SUBFUNCTION	
			SUBFUNCTION	T
βΙΤ:	76543	2 1 0		
			\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	
				- -
1.0	-			-
		1 1 1 1 1 .1		
· Y		·		

•		١.,			-																											<u>}</u>
			ĺ	١																												:
															"		-									***		• •••	· ·		1	,Ī
_							1		,,	-	0		_				• • • • • • • • • • • • • • • • • • • •															1
)				1.	53		U	11.	٦.	0	-7						-					-						*** *		•
'									: .													٠				****		. <u></u>	<u>-</u>			
į	-	•				. 7	6	5	4	3	2	1	0																,	1		i.
•								ATI	FFX	1/1	1/L	1	SB															•		-	1	- -
,	· di anny			• •			- '		1		'		10				•••							•				` 	•			÷
				• •			• •	•••					·			-		a-sa - ***	-		-	٠.	1									-
3	•)• •			1	55		B	17.5		8.	11									·				.,	****					(A)
					<u>.</u>																									,	::	1
İ						7	6	5.	4.	3	2.	. ,	0			1	-21															Ţ
1	-			:				.2		•		p '	200			*********										7.	-1	,		7-		2
	-; -						-			U	.4.	1)	TH	1. /	EK/	-	M	P		⊺.		•		**	-4-							ī
ŧ			·											١.	. : .																	3
1			1			1	55	11	IN	PK	5	157	E	И.	_										١							ť
													,		-	-																1
						1		···		,,		1414				-				•				*** -		;=;					÷-	-
						4		?		4.		3.		Z	ļ	-Aug	1	0.	*****	***				-0.							<u>: :</u>	
f j			-34	-	<u>.</u>	1	<u></u>	B		G		R_	<u>.</u>	ATK	ν <u>.</u>	SNO		X9.											<u> </u>			<u>.</u>
									**									1.		;	· .	:				.4	76	.*		1.	7	7
						,	7**						_				71.							:		7.	-				1.1	Ì
_		_	-	_				111					_			_	-	-								-				··		**
	-	-				3.0	Y U	N.D		VC	1. 1	M	F .			,	:				7											- .
		}																														
	_	ĺ					4		3	2	1	0																			,	:
	Lin	:				1	615	=			NS	1						٠.						Ċ								***
	- 36			-			1	Ī	- 17		NS	//	r								-						` <u></u>					<u>:</u> :
							EN.												<u>-</u>			·	•									_
-		1.																													1	: 1
	1			<u>.</u>					<u>.</u>																					1	,	
	14																						•					••••			-	
ı	?~~			-			···•											** **					٠	Ţ. •	·			••••	-			
i							• (٠.																				·		
	4			:								- .	.:_																		0	
	•																														· ·	::
	. ,	. •					1											-3.				•										_
·	1				-																	-							•			-
							-	•••			·			- · ·				·									-					
	71		:					· ·	·- ·-·				٠																		_	***
								. 			ea s		•									_										
	1				_																											Ī
										-		46. 10.15				-		*****							"						1	-
			-																													_
	1	-		'			1	i	******																							-
	7.	-															1							- 1					,			
	7.)																														
		-								·				,			-														-	
	///	>												,			-											1			-	
	///	>											**-					- - ·					***									
		>																	• -	1 = 7 2										. <u>.</u>		

OVIRIAP EATES _ COMERCE STATES. (CHIBOL. .. MADER HEITH MINER OR GAL MAJOR OTHER MAJOR ST. GRID = WINE SECTION EXTERMAL CHIP .. PATA ROLL SHIP OVERING GRID = POT HORIE GRID ERMBLE DISTLAY NA VERT GRID · A'A EXPLUE EXP OVERERP 4 VERT STREET (YEST BING) MWOR SYSTEM 3 SET GRID EMGHT 3. MOOR SYSTEM Z SOUND MEEDS SETTICE FAMELE SUMADIET 2 MINIOR SYSTEMAL POSTITON SIB STATUS TORCED TOSTITOD ST8 AMOR SYSIEMO HORIZ STATES * EMARCE HORIS ST 0.

AND GRID BAR.

#2 ELOCK SYEKLAP ALL OTHERS DOT OVERLAP

*3 ADVICED STATUS.

MINOTE-ALL LATCHES IN STATUS WEEDS RESET BY READ OFFRATION

CONTROL PIN 117L STORES BEAM LOCATION COUNTER X-Y REGISTE
FOLLOWS BLC WHEN CONTROL OR FORCED CONTROL INPUT = 1
STORES WHEN LOW

T STATUS, CONTROL AND X-Y REGISTERS CAN BE READ OR WRITTED

GRID

9X8 16 CLOCKS STACE HORIZONTAL, 2 ELOCKS WIDE, 19 CLOCKS FRO. HORIZONTAL REIRACE

24 LINTS / STACE VERTICAL, SLIVES WIFE, 24 LINES TROM VE

COLOR LATCH (WRITE CALY)

5 Background R

9 " G {7 FARELE NOISE

1 " B {6 DEFENCE DESARLE ENABLE GRID.

2 Grid R

1 " G

0 " B